AWordPressSite – Just another WordPress site

The advance VLSI technology demands to operate chip in low power and to achieve the low power you must use multi domains which will work on different voltage levels. But, to use those different power domains is not easy because this different voltages...

Static Timing Analysis is called timing sign off methodology in the ASIC cycle because it ensures the chip is running accurately at all the corners. As the sign off cycle is complex the STA interview questions asked are also complex. I am sharing some...

Logic Synthesis is the very first step towards the physical implementation or physical design of the logic written in the form of Register transfer level(RTL). It is the process of conversion of RTL into gate level netlist, yes, it is the simplest definition...

Logic Equivalence Check is one of the most important parts of the ASIC design cycle as it involves in verifying the logic equivalence between the two stages of the cycle. My last blog on LEC has described the basics and the flow of the whole process...